VLSI
Menu
  • Home
    • Profile
  • News
  • Infrastructure
  • People
    Odysseas Koufopavlou
    • Projects
    • Publications
    • Publications (dblp)
    Vassilis Paliouras
    • R&D Projects
    • Publications
    • Publications @ dblp
    • Technical activities
    • PhD Students
    • MSC students
    • Graduates
    George Theodoridis
    • Projects
    • Publications
    Ioannis Kouretas
    • Publications
    • Publications (dblp)
  • Activity
    • Architectures and Hardware Structures
    • Chip Design
  • Research Areas
    • RLNS
  • ΔΠΜΣ – ΟΣΥΛ

Embedded Systems
Design Methodologies
Performance
Circuits for Communications

Low Power VLSI
FPGA  SOCs
Circuits for Deep Learning
Variation Tolerant Circuits

Vassilis Paliouras

  • Vassilis Paliouras
  • Publications
  • Publications @ dblp
  • R&D Projects
  • Technical Activities
  • Post-doc Researchers
  • PhD Students
  • MSc Students
  • Teaching – Winter Semester 2021-22
  • Graduates
Vassilis Paliouras

Vassilis Paliouras

Vassilis Paliouras – Βασίλης Παλιουράς
Professor
VLSILAB
Electrical and Computer Engineering Department
University of Patras
GR 26504 PATRAS
tel: (+30) 2610 996446

short CV (also in greek)

Research interests

Publications

Technical Activities

Principal Investigator in R&D Projects

Post-doc researchers

PhD students

MSc students

Teaching-Winter Semester 2021-2022

Graduates and former team members

Google Scholar profile

LinkedIn profile

ORCID record

Let's Stay Connected

Contact Us

odysseas@ece.upatras.gr

Phone: +30 2610 996444

Our Address

VLSI Design Laboratory
Department of Electrical & Computer Engineering
University of Patras
Campus of Rion, Patras 26500, Greece
Directions to VLSI LAB

WordPress Theme created with Themler.