VLSI LAB
Skip to content
  • Home
  • News
  • Infrastructure
  • People
    • Odysseas Koufopavlou
      • Projects
      • Publications
      • Publications (dblp)
    • Vassilis Paliouras
      • R&D Projects
      • Publications
      • Publications @ dblp
      • Technical activities
      • PhD Students
      • MSC students
      • Graduates
    • George Theodoridis
      • Projects
      • Publications
    • Ioannis Kouretas
      • Publications
      • Publications (dblp)
  • Activity
    • Architectures and Hardware Structures
    • Chip Design
  • Research Areas
    • RLNS
  • ΔΠΜΣ – ΟΣΥΛ

Publication @ IEEE TETC

By Vassilis Paliouras | 2 March 2023
0 Comment

The paper “Path-Based Delay Variation Models for Parallel-Prefix Adders,” by Kleanthis Papachatzopoulos and Vassilis Paliouras, is published in IEEE Transactions on Emerging Topics in Computing, https://doi.org/10.1109/TETC.2023.3242555

Category: news

About Vassilis Paliouras

Professor google scholar

View all posts by Vassilis Paliouras →
Post navigation
← VLSILAB@ICASSP 2023

Projects

Καινοτόμος Ψηφιακός Πομπός Ολοκληρωμένων Συστημάτων - HIDIT

News

  • Publication @ IEEE TETC
  • VLSILAB@ICASSP 2023
  • VLSILAB@MOCAST2022
  • Νέο site ΔΠΜΣ ΟΣΥΛ
  • VLSILAB @ IEEE ISCAS 2022
  • Publication @ IEEE Open Journal of the Communications Society

Calendar

March 2023
M T W T F S S
 12345
6789101112
13141516171819
20212223242526
2728293031  
« Apr    

Tags

HSIS (1) OSYL (1) Presentation (1) Thesis Defense (1) Μεταπτυχιακό (1) ΟΣΥΛ (2)
VLSI LAB @ Electrical and Computer Engineering - University of Patras
Iconic One Theme | Powered by Wordpress
Font Resize
Accessibility by WAH